# New Dimensions in Microarchitecture

**Harnessing 3D Integration Technologies** 

Kerry Bernstein
IBM T.J. Watson Research Center
Yorktown Heights, NY

6 March, 2007

**DARPA Microsystems Technology Symposium** 

San Jose, California

"Escher Envy" courtesy of David Bryant

maintaining the data needed, and of including suggestions for reducing	llection of information is estimated to completing and reviewing the collect this burden, to Washington Headqu uld be aware that notwithstanding ar OMB control number.	ion of information. Send comments arters Services, Directorate for Information	regarding this burden estimate mation Operations and Reports	or any other aspect of the , 1215 Jefferson Davis	is collection of information, Highway, Suite 1204, Arlington	
1. REPORT DATE 06 MAR 2007		2. REPORT TYPE N/A		3. DATES COVERED		
4. TITLE AND SUBTITLE		5a. CONTRACT NUMBER				
New Dimensions in Microarchitecture Harnessing 3D Integration Technologies				5b. GRANT NUMBER		
remiologics				5c. PROGRAM ELEMENT NUMBER		
6. AUTHOR(S)				5d. PROJECT NUMBER		
				5e. TASK NUMBER		
				5f. WORK UNIT NUMBER		
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) <b>IBM Corporation</b>				8. PERFORMING ORGANIZATION REPORT NUMBER		
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)				10. SPONSOR/MONITOR'S ACRONYM(S)		
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)		
12. DISTRIBUTION/AVAIL Approved for publ	LABILITY STATEMENT ic release, distributi	on unlimited				
	otes ems Technology Syr original document o	-	•	on March 5	-7, 2007.	
14. ABSTRACT						
15. SUBJECT TERMS						
16. SECURITY CLASSIFIC	17. LIMITATION OF	18. NUMBER	19a. NAME OF			
a. REPORT <b>unclassified</b>	b. ABSTRACT <b>unclassified</b>	c. THIS PAGE <b>unclassified</b>	- ABSTRACT <b>UU</b>	OF PAGES 12	RESPONSIBLE PERSON	


**Report Documentation Page** 

Form Approved OMB No. 0704-0188



#### Server Trends


- Frequency no longer increasing
  - Logic speed scaled faster than memory bus
  - (Processor clocks / Bus clock) consumes bandwidth
- More speculation; attempts to prefetch
  - Wrong guesses increase miss traffic
- Shortening linesize limited by directory as cache size grows
  - But doubling linesize doubles bus occupancy
- Cores / die increasing each generation
  - Multiplies off-chip bus transactions by N / 2\*Sqrt(2)
- More threads per core, and increase in virtualization
  - Multiplies off-chip bus transactions by N
- Processors / SMP increasing
  - Aggravates queueing throughout the system



3D extends transfer of performance from the device to the core level




WHITE IN



Technology gap in the design rule between on-chip wiring and packaging interconnects

4 DARPA MTS March 6, 2007 © 2006 IBM Corporation


#### **POWER Series Architectural Perf Contributions**



Microarchitecture


6

## **Components of Processor Performance**




Delay is sequentially determined by a) ideal processor, b) access to local cache, and c) refill of cache

## **Queueing Effects vs. Log Miss Rate**



## What Is Bandwidth Used For?

In a computer, it is mostly for handling cache misses:




Miss Penalty = Leading Edge + Effects(Trailing Edge)

## 3D - Bandwidth and Latency

Processor load trade-off between I/O Bandwidth, Bus Latency.

- For generic workloads, uni-processor perf saturates bandwidth benefit, becomes latency-limited.
- As core counts increase,
   I/O Bandwidth becomes increasingly important



**Bandwidth and Latency Boundaries** 

- Single Core
- Double Core
- Quad Core


3D opportunity for improving High Perf Compute thruput in sustaining a higher number of cores per chip



### Low Vdd Technology and Parallelism

- Energy optimum for fixed performance as function of V<sub>dd</sub>, V<sub>T</sub> and effectiveness of parallelism
  - $-\ \alpha$  determines the device (circuit) over head to maintain constant performance through parallelism
  - $-\alpha = 1$  **no overhead**: half the speed double the devices
  - $-\alpha > 1$  increasing overhead: passive power becomes dominant

# Energy per Transaction at Constant Performance




$$P \sim P_0 \frac{d_0}{d} \left(\frac{N}{N_0}\right)^{\frac{1}{\alpha}}$$

N=number of ckts, d=ckt delay N<sub>o</sub>= number of ckts at 1V d<sub>o</sub>= ckt delay at 1V

From "3D Intergration" Special Topic Sessionl W. Haensch, ISSCC '07, 2/07




### **Two Classes of 3DI Processes at IBM**







SOI top layer
Advantage: Smallest 3D
vias



Bulk-3D



Bulk top layer
Advantage: Broader foundry
compatibility

DARPA MTS March 6, 2007 © 2007 IBM Corporation

# Summary

- λP architecture tricks to avoid atomistic, QM scaling boundaries overwhelm present interconnect technologies
- Integration into Z-plane again postpones interconnectrelated limitations to extending classic scaling.
- No aspect of architecture or technology remains 2D, so why even view chips as being monolithic anymore?
- Transaction retirement rate dependence on data delivery is increasing: dependence on λP performance and CMOS device speed is decreasing
- 3D Integration improves storage density and access to that storage
- The last remaining opportunity in CMOS to save power is in delivery of data rather than in its generation.